Skip to content

[Accton/AS4630] update reg use for new CPLD FW#8115

Closed
seanwu-ec wants to merge 3 commits intosonic-net:masterfrom
seanwu-ec:as4630_update_cpld_reg_use
Closed

[Accton/AS4630] update reg use for new CPLD FW#8115
seanwu-ec wants to merge 3 commits intosonic-net:masterfrom
seanwu-ec:as4630_update_cpld_reg_use

Conversation

@seanwu-ec
Copy link
Contributor

@seanwu-ec seanwu-ec commented Jul 7, 2021

Models : AS4630-54PE, AS4630-54TE

  1. Update CPLD reg use: fan_dir, LEDs(POE, DIAG, PSU1/2, FAN) and
    PSU power_good
  2. Improve the PSU model/serial_num reading to avoid illegal char. Done by PR#5389
  3. Correct typos in cpld.c

Signed-off-by: Sean Wu sean_wu@edge-core.com

Why I did it

Change registers use according to the newly released CPLD FW spec.

How I did it

Change registers use according to the newly released CPLD FW spec.

How to verify it

  1. LEDs: cat brightness of those modified LEDs, and check them visually at the same time.
  2. PSU models/serial num: show platform psustatus, check if there are no illegal characters within.
root@tor:/sys/bus/i2c/devices/3-0060# show platform psustatus 
PSU    Model       Serial              HW Rev      Voltage (V)    Current (A)    Power (W)  Status    LED
-----  ----------  ------------------  --------  -------------  -------------  -----------  --------  -----
PSU 1  YPEB1200AM  SB020X181951000044  N/A               54.50           0.00         0.00  OK        green
PSU 2  YPEB1200AM  SB020X181951000017  N/A               54.44           0.53        29.00  OK        green

Which release branch to backport (provide reason below if selected)

  • 201811
  • 201911
  • 202006
  • 202012
  • 202106

Description for the changelog

[Accton/AS4630] update reg use for new CPLD FW

A picture of a cute animal (not mandatory but encouraged)

1. Update CPLD reg use: fan_dir, LEDs(POE, DIAG, PSU1/2, FAN) and
    PSU power_good
2. Improve the PSU model/serial_num reading to avoid illegal char.
3. Correct typos in cpld.c

Signed-off-by: Sean Wu <sean_wu@edge-core.com>
@seanwu-ec seanwu-ec requested a review from lguohan as a code owner July 7, 2021 06:42
@seanwu-ec
Copy link
Contributor Author

/azpw run

@mssonicbld
Copy link
Collaborator

/AzurePipelines run

@azure-pipelines
Copy link

Azure Pipelines successfully started running 1 pipeline(s).

@seanwu-ec
Copy link
Contributor Author

Please merge #5389 before this PR. I will fix the conflict then. Thanks.

@lguohan
Copy link
Collaborator

lguohan commented Jul 24, 2021

can you resolve conflict?

@seanwu-ec
Copy link
Contributor Author

seanwu-ec commented Jul 26, 2021

can you resolve conflict?

Done. Thanks

* Correct tx_disable reg bit polarity.

Signed-off-by: Sean Wu <sean_wu@edge-core.com>
@seanwu-ec
Copy link
Contributor Author

/azpw run Azure.sonic-buildimage

@mssonicbld
Copy link
Collaborator

/AzurePipelines run Azure.sonic-buildimage

@azure-pipelines
Copy link

Azure Pipelines successfully started running 1 pipeline(s).

@seanwu-ec seanwu-ec mentioned this pull request Dec 28, 2021
5 tasks
@seanwu-ec
Copy link
Contributor Author

The code was fixed by PR8450 & PR9744.
Close this old PR.

@seanwu-ec seanwu-ec closed this Sep 11, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants