Skip to content

Conversation

@AGindinson
Copy link
Contributor

LLVM IR representation produced by SYCL Clang boils down to llvm.annotation.*
and llvm.ptr.annotation.* intrinsic calls accessing "__builtin_intel_fpga_reg"
global constant string literal.

This is a manual cherry-pick of analogous Khronos SPIRV-LLVM-Translator commit:
[e963d8dea] Translate __fpga_reg builtin to FPGARegINTEL instruction

Original patch author: Viktoria Maksimova [email protected]

Signed-off-by: Artem Gindinson [email protected]

LLVM IR representation produced by SYCL Clang boils down to llvm.annotation.*
and llvm.ptr.annotation.* intrinsic calls accessing "__builtin_intel_fpga_reg"
global constant string literal.

This is a manual cherry-pick of analogous Khronos SPIRV-LLVM-Translator commit:
[e963d8dea] Translate __fpga_reg builtin to FPGARegINTEL instruction

Original patch author: Viktoria Maksimova <[email protected]>

Signed-off-by: Artem Gindinson <[email protected]>
@AGindinson AGindinson requested a review from asavonic July 19, 2019 14:41
@bader
Copy link
Contributor

bader commented Jul 19, 2019

I think it's better to pull all the translator patches rather than cherry-pick only one.

@AGindinson AGindinson closed this Jul 19, 2019
@AGindinson AGindinson deleted the private/agindins/fpga_reg_spirv branch December 2, 2020 12:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants