[SPIRV][FPGA] Translate __fpga_reg builtin to FPGARegINTEL instruction #347
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
LLVM IR representation produced by SYCL Clang boils down to llvm.annotation.*
and llvm.ptr.annotation.* intrinsic calls accessing "__builtin_intel_fpga_reg"
global constant string literal.
This is a manual cherry-pick of analogous Khronos SPIRV-LLVM-Translator commit:
[e963d8dea] Translate __fpga_reg builtin to FPGARegINTEL instruction
Original patch author: Viktoria Maksimova [email protected]
Signed-off-by: Artem Gindinson [email protected]