Add port alias to name map for hwsku Celestica-DX010-D48C8#7213
Merged
wangxin merged 2 commits intosonic-net:masterfrom Jan 10, 2023
Merged
Add port alias to name map for hwsku Celestica-DX010-D48C8#7213wangxin merged 2 commits intosonic-net:masterfrom
wangxin merged 2 commits intosonic-net:masterfrom
Conversation
Port to alias map for hwsku Celestica-DX010-D48C8 is not supported in `ansible/module_utils/port_utils.py`. This change is to add port to alias map for hwsku Celestica-DX010-D48C8. Signed-off-by: Xin Wang <xiwang5@microsoft.com>
yutongzhang-microsoft
approved these changes
Jan 9, 2023
wangxin
added a commit
that referenced
this pull request
Jan 10, 2023
What is the motivation for this PR?
Port alias to name map for hwsku Celestica-DX010-D48C8 is not supported in ansible/module_utils/port_utils.py.
How did you do it?
This change is to add port alias to name map for hwsku Celestica-DX010-D48C8.
This change also fixed style issues reported by pre-commit.
How did you verify/test it?
Verified that the generated port alias to name map matches /usr/share/sonic/device/x86_64-cel_seastone-r0/Celestica-DX010-D48C8/port_config.ini:
{
"etp1a": "Ethernet0",
"etp1b": "Ethernet2",
"etp2a": "Ethernet4",
"etp2b": "Ethernet6",
"etp3a": "Ethernet8",
"etp3b": "Ethernet10",
"etp4a": "Ethernet12",
"etp4b": "Ethernet14",
"etp5a": "Ethernet16",
"etp5b": "Ethernet18",
"etp6a": "Ethernet20",
"etp6b": "Ethernet22",
"etp7a": "Ethernet24",
"etp7b": "Ethernet26",
"etp8a": "Ethernet28",
"etp8b": "Ethernet30",
"etp9a": "Ethernet32",
"etp9b": "Ethernet34",
"etp10a": "Ethernet36",
"etp10b": "Ethernet38",
"etp11": "Ethernet40",
"etp12": "Ethernet44",
"etp13": "Ethernet48",
"etp14": "Ethernet52",
"etp15a": "Ethernet56",
"etp15b": "Ethernet58",
"etp16a": "Ethernet60",
"etp16b": "Ethernet62",
"etp17a": "Ethernet64",
"etp17b": "Ethernet66",
"etp18a": "Ethernet68",
"etp18b": "Ethernet70",
"etp19": "Ethernet72",
"etp20": "Ethernet76",
"etp21": "Ethernet80",
"etp22": "Ethernet84",
"etp23a": "Ethernet88",
"etp23b": "Ethernet90",
"etp24a": "Ethernet92",
"etp24b": "Ethernet94",
"etp25a": "Ethernet96",
"etp25b": "Ethernet98",
"etp26a": "Ethernet100",
"etp26b": "Ethernet102",
"etp27a": "Ethernet104",
"etp27b": "Ethernet106",
"etp28a": "Ethernet108",
"etp28b": "Ethernet110",
"etp29a": "Ethernet112",
"etp29b": "Ethernet114",
"etp30a": "Ethernet116",
"etp30b": "Ethernet118",
"etp31a": "Ethernet120",
"etp31b": "Ethernet122",
"etp32a": "Ethernet124",
"etp32b": "Ethernet126"
}
Signed-off-by: Xin Wang <xiwang5@microsoft.com>
wangxin
added a commit
that referenced
this pull request
Jan 10, 2023
What is the motivation for this PR?
Port alias to name map for hwsku Celestica-DX010-D48C8 is not supported in ansible/module_utils/port_utils.py.
How did you do it?
This change is to add port alias to name map for hwsku Celestica-DX010-D48C8.
This change also fixed style issues reported by pre-commit.
How did you verify/test it?
Verified that the generated port alias to name map matches /usr/share/sonic/device/x86_64-cel_seastone-r0/Celestica-DX010-D48C8/port_config.ini:
{
"etp1a": "Ethernet0",
"etp1b": "Ethernet2",
"etp2a": "Ethernet4",
"etp2b": "Ethernet6",
"etp3a": "Ethernet8",
"etp3b": "Ethernet10",
"etp4a": "Ethernet12",
"etp4b": "Ethernet14",
"etp5a": "Ethernet16",
"etp5b": "Ethernet18",
"etp6a": "Ethernet20",
"etp6b": "Ethernet22",
"etp7a": "Ethernet24",
"etp7b": "Ethernet26",
"etp8a": "Ethernet28",
"etp8b": "Ethernet30",
"etp9a": "Ethernet32",
"etp9b": "Ethernet34",
"etp10a": "Ethernet36",
"etp10b": "Ethernet38",
"etp11": "Ethernet40",
"etp12": "Ethernet44",
"etp13": "Ethernet48",
"etp14": "Ethernet52",
"etp15a": "Ethernet56",
"etp15b": "Ethernet58",
"etp16a": "Ethernet60",
"etp16b": "Ethernet62",
"etp17a": "Ethernet64",
"etp17b": "Ethernet66",
"etp18a": "Ethernet68",
"etp18b": "Ethernet70",
"etp19": "Ethernet72",
"etp20": "Ethernet76",
"etp21": "Ethernet80",
"etp22": "Ethernet84",
"etp23a": "Ethernet88",
"etp23b": "Ethernet90",
"etp24a": "Ethernet92",
"etp24b": "Ethernet94",
"etp25a": "Ethernet96",
"etp25b": "Ethernet98",
"etp26a": "Ethernet100",
"etp26b": "Ethernet102",
"etp27a": "Ethernet104",
"etp27b": "Ethernet106",
"etp28a": "Ethernet108",
"etp28b": "Ethernet110",
"etp29a": "Ethernet112",
"etp29b": "Ethernet114",
"etp30a": "Ethernet116",
"etp30b": "Ethernet118",
"etp31a": "Ethernet120",
"etp31b": "Ethernet122",
"etp32a": "Ethernet124",
"etp32b": "Ethernet126"
}
Signed-off-by: Xin Wang <xiwang5@microsoft.com>
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Description of PR
Summary:
Fixes # (issue)
Type of change
Back port request
Approach
What is the motivation for this PR?
Port alias to name map for hwsku Celestica-DX010-D48C8 is not supported in
ansible/module_utils/port_utils.py.How did you do it?
This change is to add port alias to name map for hwsku Celestica-DX010-D48C8.
This change also fixed style issues reported by pre-commit.
How did you verify/test it?
Verified that the generated port alias to name map matches
/usr/share/sonic/device/x86_64-cel_seastone-r0/Celestica-DX010-D48C8/port_config.ini:Any platform specific information?
Supported testbed topology if it's a new test case?
Documentation