Skip to content
Open
Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
22 commits
Select commit Hold shift + click to select a range
5f4bad3
sipeed-slogic-analyzer: Initial driver skeleton.
taorye Jan 29, 2023
67a99e8
protocol: Adjust transfer duration and tolerance settings for improve…
taorye Sep 5, 2025
afd1dc7
protocol: Refactor slogic_model structure for improved clarity and co…
taorye Sep 8, 2025
286b04f
protocol: Update SLogic 16U3 sample rates and limits for accuracy
taorye Sep 10, 2025
19826e6
protocol: Update voltage threshold for improved accuracy in scan func…
taorye Sep 18, 2025
46feb47
protocol: Update SLogic 16U3 sample rates and voltage threshold for a…
taorye Sep 25, 2025
b4cf97f
protocol: Fix condition (wait for trigger) for sample acquisition in …
taorye Dec 8, 2025
87e533d
fix: ensure data are fully handled before be triggered
taorye Dec 10, 2025
cb9fa2a
fix: drop 2 samples for hardware BUG and ensure pre_samples to be sent
taorye Dec 12, 2025
9d53668
fix: Update limit sample rates for SLogic 16U3 based on platform
taorye Dec 12, 2025
4a15246
fix: Update sample drop size for hardware bug workaround
taorye Dec 12, 2025
d697201
std: add std_i32_idx()
Mixaill Dec 14, 2025
4a2b319
sipeed-slogic-analyzer: fix missing function return value
Mixaill Dec 14, 2025
9db2ea0
sipeed-slogic-analyzer: rename pattern modes
Mixaill Dec 14, 2025
5fe0cfd
sipeed-slogic-analyzer: fix initial threshold voltage value
Mixaill Dec 14, 2025
f987d57
sipeed-slogic-analyzer: update sampling channels based on current ones
Mixaill Dec 14, 2025
b94a558
sipeed-slogic-analyzer: switch from SR_CONF_BUFFERSIZE to SR_CONF_NUM…
Mixaill Dec 14, 2025
6f67688
sipeed-slogic-analyzer: fix timeout judgement, use expected rate for …
taorye Dec 17, 2025
0ce0720
Merge pull request #2 from taorye/slogic-dev
taorye Dec 17, 2025
43f554d
fix: SWIG 4.4+ compatibility
aisuneko Feb 26, 2026
c9c25f9
ci: update PKGBUILD for Arch AUR
aisuneko Feb 26, 2026
4e358ae
Merge pull request #3 from aisuneko/slogic-dev
taorye Mar 3, 2026
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions Makefile.am
Original file line number Diff line number Diff line change
Expand Up @@ -701,6 +701,12 @@ src_libdrivers_la_SOURCES += \
src/hardware/siglent-sds/protocol.c \
src/hardware/siglent-sds/api.c
endif
if HW_SIPEED_SLOGIC_ANALYZER
src_libdrivers_la_SOURCES += \
src/hardware/sipeed-slogic-analyzer/protocol.h \
src/hardware/sipeed-slogic-analyzer/protocol.c \
src/hardware/sipeed-slogic-analyzer/api.c
endif
if HW_SYSCLK_LWLA
src_libdrivers_la_SOURCES += \
src/hardware/sysclk-lwla/lwla.h \
Expand Down
52 changes: 52 additions & 0 deletions PKGBUILD
Original file line number Diff line number Diff line change
@@ -0,0 +1,52 @@
# original PKGBUILD: https://aur.archlinux.org/packages/libsigrok-git
# Maintainer: aisuneko icecat <[email protected]>

# Forked from https://aur.archlinux.org/packages/libsigrok-sipeed-slogic-git. Tracks upstream to github.com/sipeed/libsigrok

_gitname="libsigrok"
pkgname="libsigrok-sipeed-slogic-git"
pkgver=r6146.43f554d-1
pkgrel=1
pkgdesc="Client software that supports various hardware logic analyzers, core library with Sipeed Slogic Analyzer support patches (git version)"
arch=('armv6h' 'armv7h' 'i686' 'x86_64')
url="http://www.sigrok.org/wiki/Libsigrok"
license=('GPL3')
depends=('libzip' 'libftdi' 'alsa-lib' 'libserialport-git' 'glibmm' 'libieee1284')
makedepends=('git' 'autoconf-archive' 'doxygen')
conflicts=("${_gitname}-git")
provides=("${_gitname}-git")
source=("git+https://github.com/sipeed/${_gitname}/#branch=slogic-dev")
sha512sums=('SKIP')

pkgver() {
cd "${srcdir}/${_gitname}"
printf "r%s.%s" "$(git rev-list --count HEAD)" "$(git rev-parse --short=7 HEAD)"
}

prepare() {
cd "${srcdir}/${_gitname}"
}


build() {
rm -rf "${srcdir}/build"
mkdir -p "${srcdir}/build"
cd "${srcdir}/${_gitname}"
./autogen.sh

cd "${srcdir}/build"
echo "CONFIGURE"
../${_gitname}/configure --prefix=/usr --disable-java --disable-ruby

make
}

package() {
cd "${srcdir}/build"

make DESTDIR="${pkgdir}" PREFIX=/usr install

cd ../"${_gitname}"
install -Dm 644 'contrib/60-libsigrok.rules' "${pkgdir}/usr/lib/udev/rules.d/60-libsigrok.rules"
install -Dm 644 'contrib/61-libsigrok-uaccess.rules' "${pkgdir}/usr/lib/udev/rules.d/61-libsigrok-uaccess.rules"
}
4 changes: 4 additions & 0 deletions bindings/python/sigrok/core/classes.i
Original file line number Diff line number Diff line change
Expand Up @@ -74,7 +74,11 @@ typedef guint pyg_flags_type;
*/
if (!GLib) {
fprintf(stderr, "Import of gi.repository.GLib failed.\n");
#if (SWIG_VERSION < 0x040400)
return nullptr;
#else
return 0;
#endif
}
import_array();
%}
Expand Down
1 change: 1 addition & 0 deletions configure.ac
Original file line number Diff line number Diff line change
Expand Up @@ -385,6 +385,7 @@ SR_DRIVER([serial DMM], [serial-dmm], [serial_comm])
SR_DRIVER([serial LCR], [serial-lcr], [serial_comm])
SR_DRIVER([SIGLENT SDL10x0], [siglent-sdl10x0])
SR_DRIVER([Siglent SDS], [siglent-sds])
SR_DRIVER([Sipeed Slogic Analyzer], [sipeed-slogic-analyzer], [libusb])
SR_DRIVER([Sysclk LWLA], [sysclk-lwla], [libusb])
SR_DRIVER([Sysclk SLA5032], [sysclk-sla5032], [libusb])
SR_DRIVER([Teleinfo], [teleinfo], [serial_comm])
Expand Down
7 changes: 7 additions & 0 deletions contrib/60-libsigrok.rules
Original file line number Diff line number Diff line change
Expand Up @@ -307,6 +307,13 @@ ATTRS{idVendor}=="1d50", ATTRS{idProduct}=="608e", ENV{ID_SIGROK}="1"
# sigrok usb-c-grok
ATTRS{idVendor}=="1d50", ATTRS{idProduct}=="608f", ENV{ID_SIGROK}="1"


# Sipeed(359f) Slogic series
# 0300: Slogic Lite 8
# 3031: Slogic Basic 16 U3
ATTRS{idVendor}=="359f", ATTRS{idProduct}=="0300", ENV{ID_SIGROK}="1"
ATTRS{idVendor}=="359f", ATTRS{idProduct}=="3031", ENV{ID_SIGROK}="1"

# SiLabs CP210x (USB CDC) UART bridge, used (among others) in:
# CEM DT-8852
# Manson HCS-3202
Expand Down
Loading