Skip to content

Conversation

@liubo-intel
Copy link
Contributor

Details:

  • Fix accuracy issue caused by unmatched VariadicSplit output ports by supporting both normal and swapped gate/up branch connections in MLP fusion pattern.

Tickets:

@liubo-intel liubo-intel requested review from a team as code owners November 5, 2025 02:02
@github-actions github-actions bot added the category: CPU OpenVINO CPU plugin label Nov 5, 2025
@liubo-intel
Copy link
Contributor Author

Hi, @chenhu-wang : could you please help review this pr when you are free? thanks.

@yuxu42 yuxu42 requested a review from chenhu-wang November 5, 2025 07:37
Comment on lines 34 to +35
bool gate_up_combined;
bool gate_up_swapped; // true when VariadicSplit output[1] connects to gate instead of up
Copy link
Contributor

@chenhu-wang chenhu-wang Nov 5, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

let's combine this two flags(gate_up_combined+gate_up_swapped) into one, such as

enum class gate_up_type : uint8_t {
    gate_up_separate,
    gate_first,
    up_first
};

to better indicate how gate up weight provided.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

category: CPU OpenVINO CPU plugin

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants