gcc: xtensa: Backport patches from upstream/master (v3)#52
Open
jjsuwa-sys3175 wants to merge 1 commit into
Open
gcc: xtensa: Backport patches from upstream/master (v3)#52jjsuwa-sys3175 wants to merge 1 commit into
jjsuwa-sys3175 wants to merge 1 commit into
Conversation
jjsuwa-sys3175
force-pushed
the
bunch_of_patches_v3
branch
from
68e0b47 to
43d6a13
Compare
List of patches added after earlephilhower#37: 461d3c84a0e5ad045ee54631901cc953d6befa20 "xtensa: fix PR target/108919" ce83c3e492c2fa5a08c15b5f4619d58f42a5dcd0 "xtensa: Make use of CLAMPS instruction if configured" c981f61c071757f1f724fe7c3959622c13f079fa "xtensa: Remove REG_OK_STRICT and its derivatives" 675b1a7f113adb1d737adaf78b4fd90be7a0ed1a "ifcvt.c: Prevent excessive if-conversion for conditional moves" 650c36ec461a722d9c65e82512b4c3aeec2ffee1 "PR rtl-optimization/109476: Use ZERO_EXTEND instead of zeroing a SUBREG." e33d2dcb463161a110ac345a451132ce8b2b23d9 "xtensa: Optimize '(x & CST1_POW2) != 0 ? CST2_POW2 : 0'" 8a20b4bc50bdc8d61610974d60d5851f3fd8b70f "xtensa: Merge '*addx' and '*subx' insn patterns into one" bf78e24a90d4d064b0372a03c0327b6f90475949 "xtensa: tidy extzvsi-1bit patterns" 9b867c8281ee313cf6ec737d8f4a9ba7ef78408e "xtensa: Add 'subtraction from constant' insn pattern" 78648c09a0494e6bf1edbd97acb708bc282eb5f5 "xtensa: Rework 'setmemsi' insn pattern" feae4e83f76cf8e6698429d5acb08ff1968d13f2 "xtensa: Improve "*shlrd_reg" insn pattern and its variant" fe3ce0861081dd17e581c32b299b9c743d000470 "xtensa: Add 'adddi3' and 'subdi3' insn patterns" 830d36b3c307c70af57b832821d8590b29a5bda5 "xtensa: Optimize boolean evaluation or branching when EQ/NE to INT_MIN" 1ce54ad8cd694a1defb9374f18607194ef702ea7 "xtensa: Remove TARGET_MEMORY_MOVE_COST hook" 7360cba833cd921631818428a851e03ea88f1e8a "xtensa: constantsynth: Add new 2-insns synthesis pattern" 0778f4dcdafa7dabb015a3375089addc1a4df49b "xtensa: Fix missing mode warning in "*eqne_INT_MIN"" 2f615b33dd61590a74e7758e19016250ade2b828 "xtensa: The use of CLAMPS instruction also requires TARGET_MINMAX, as well as TARGET_CLAMPS" cd22b97726472138d3fe22fb1ff0c27176408fc9 "xtensa: Use HARD_REG_SET instead of bare integer" a4829dda6362f5f653c4bd5783374fafc0e8622f "xtensa: Optimize boolean evaluation when SImode EQ/NE to zero if TARGET_MINMAX" 1d17d58c284fa8c30a42195dadd14a44606c987e "xtensa: Optimize several boolean evaluations of EQ/NE against constant zero" fd948fd846c7de29150872e43b63bf9128da5b8f "xtensa: use salt/saltu in xtensa_expand_scc" cc7aca846ae524f36a350cd54cd31da22acd6805 "xtensa: fix salt/saltu version check" 3f722e7886ff46385033d9187e21f49c523083d4 "xtensa: Fix missing mode warning in "*eqne_zero_masked_bits"" 7a01cc711f33530436712a5bfd18f8457a68ea1f "xtensa: Add supplementary split pattern for "*addsubx"" 1e091097b1b42fed562a6d80a6e08603d1c648a2 "xtensa: Use REG_P(), MEM_P(), etc. instead of comparing GET_CODE()" 1b58f46ba2079b327580ffa1720c0b40ab3db74d "xtensa: Use epilogue_completed rather than cfun->machine->epilogue_done" 68cda24d3ac12292a599ff8f9b58fdbc95baba4e "xtensa: Simplify several MD templates" be9b3f4375e74b6f10dd15fc563c93f803e91db5 "xtensa: Prepend "(use A0_REG)" to sibling call CALL_INSN_FUNCTION_USAGE instead of emitting it as insn at the end of epilogue" 23141088e8fb50bf916ac0b2e364b1eef9f3569d "xtensa: constantsynth: Reforge to fix some non-fatal issues" 0982552bc4eeffb5520deba10dedecfb2390a8de "xtensa: Eliminate double MEMW insertions for volatile memory" 56c4979dd8be40681f2724861fc41ae6135e1e78 "xtensa: Make use of std::swap where appropriate" f9c7775f58798a051b57356ad321b758a2ee837d "xtensa: Make use of scaled [U]FLOAT/TRUNC.S instructions" 8ebb1d79ea16f37214c33d853061d3c9cf5e7f46 "xtensa: Fix the regression introduce by r15-959-gbe9b3f4375e7" fb7b82964f54192d0723a45c0657d2eb7c5ac97c "xtensa: Fix suboptimal loading of pooled constant value into hardware single-precision FP register" c1d35de0d94d43b9976aff44001dadd4dd42b7ae "xtensa: Add missing speed cost for TYPE_FARITH in TARGET_INSN_COST" b433140a6cb40acedb2e6cb43c4e5a388e33f805 "xtensa: Fix the issue in "*extzvsi-1bit_addsubx""
jjsuwa-sys3175
force-pushed
the
bunch_of_patches_v3
branch
from
43d6a13 to
b7eab9f
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
See #29, #36 and #37.
List of patches added after #37:
461d3c84a0e5ad045ee54631901cc953d6befa20 "xtensa: fix PR target/108919"
ce83c3e492c2fa5a08c15b5f4619d58f42a5dcd0 "xtensa: Make use of CLAMPS instruction if configured"
c981f61c071757f1f724fe7c3959622c13f079fa "xtensa: Remove REG_OK_STRICT and its derivatives"
675b1a7f113adb1d737adaf78b4fd90be7a0ed1a "ifcvt.c: Prevent excessive if-conversion for conditional moves"
650c36ec461a722d9c65e82512b4c3aeec2ffee1 "PR rtl-optimization/109476: Use ZERO_EXTEND instead of zeroing a SUBREG."
e33d2dcb463161a110ac345a451132ce8b2b23d9 "xtensa: Optimize '(x & CST1_POW2) != 0 ? CST2_POW2 : 0'"
8a20b4bc50bdc8d61610974d60d5851f3fd8b70f "xtensa: Merge '*addx' and '*subx' insn patterns into one"
bf78e24a90d4d064b0372a03c0327b6f90475949 "xtensa: tidy extzvsi-1bit patterns"
9b867c8281ee313cf6ec737d8f4a9ba7ef78408e "xtensa: Add 'subtraction from constant' insn pattern"
78648c09a0494e6bf1edbd97acb708bc282eb5f5 "xtensa: Rework 'setmemsi' insn pattern"
feae4e83f76cf8e6698429d5acb08ff1968d13f2 "xtensa: Improve "*shlrd_reg" insn pattern and its variant"
fe3ce0861081dd17e581c32b299b9c743d000470 "xtensa: Add 'adddi3' and 'subdi3' insn patterns"
830d36b3c307c70af57b832821d8590b29a5bda5 "xtensa: Optimize boolean evaluation or branching when EQ/NE to INT_MIN"
1ce54ad8cd694a1defb9374f18607194ef702ea7 "xtensa: Remove TARGET_MEMORY_MOVE_COST hook"
7360cba833cd921631818428a851e03ea88f1e8a "xtensa: constantsynth: Add new 2-insns synthesis pattern"
0778f4dcdafa7dabb015a3375089addc1a4df49b "xtensa: Fix missing mode warning in "*eqne_INT_MIN""
2f615b33dd61590a74e7758e19016250ade2b828 "xtensa: The use of CLAMPS instruction also requires TARGET_MINMAX, as well as TARGET_CLAMPS"
cd22b97726472138d3fe22fb1ff0c27176408fc9 "xtensa: Use HARD_REG_SET instead of bare integer"
a4829dda6362f5f653c4bd5783374fafc0e8622f "xtensa: Optimize boolean evaluation when SImode EQ/NE to zero if TARGET_MINMAX"
1d17d58c284fa8c30a42195dadd14a44606c987e "xtensa: Optimize several boolean evaluations of EQ/NE against constant zero"
fd948fd846c7de29150872e43b63bf9128da5b8f "xtensa: use salt/saltu in xtensa_expand_scc"
cc7aca846ae524f36a350cd54cd31da22acd6805 "xtensa: fix salt/saltu version check"
3f722e7886ff46385033d9187e21f49c523083d4 "xtensa: Fix missing mode warning in "*eqne_zero_masked_bits""
7a01cc711f33530436712a5bfd18f8457a68ea1f "xtensa: Add supplementary split pattern for "*addsubx""
1e091097b1b42fed562a6d80a6e08603d1c648a2 "xtensa: Use REG_P(), MEM_P(), etc. instead of comparing GET_CODE()"
1b58f46ba2079b327580ffa1720c0b40ab3db74d "xtensa: Use epilogue_completed rather than cfun->machine->epilogue_done"
68cda24d3ac12292a599ff8f9b58fdbc95baba4e "xtensa: Simplify several MD templates"
be9b3f4375e74b6f10dd15fc563c93f803e91db5 "xtensa: Prepend "(use A0_REG)" to sibling call CALL_INSN_FUNCTION_USAGE instead of emitting it as insn at the end of epilogue"
23141088e8fb50bf916ac0b2e364b1eef9f3569d "xtensa: constantsynth: Reforge to fix some non-fatal issues"
0982552bc4eeffb5520deba10dedecfb2390a8de "xtensa: Eliminate double MEMW insertions for volatile memory"
56c4979dd8be40681f2724861fc41ae6135e1e78 "xtensa: Make use of std::swap where appropriate"
f9c7775f58798a051b57356ad321b758a2ee837d "xtensa: Make use of scaled [U]FLOAT/TRUNC.S instructions"
8ebb1d79ea16f37214c33d853061d3c9cf5e7f46 "xtensa: Fix the regression introduce by r15-959-gbe9b3f4375e7"
fb7b82964f54192d0723a45c0657d2eb7c5ac97c "xtensa: Fix suboptimal loading of pooled constant value into hardware single-precision FP register"
c1d35de0d94d43b9976aff44001dadd4dd42b7ae "xtensa: Add missing speed cost for TYPE_FARITH in TARGET_INSN_COST"
b433140a6cb40acedb2e6cb43c4e5a388e33f805 "xtensa: Fix the issue in "*extzvsi-1bit_addsubx""