Skip to content

pre-commit: PR168796 #3078

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
zyw-bot wants to merge 3 commits into
base: main
Choose a base branch
from
Open

pre-commit: PR168796 #3078

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
cf5c839
pre-commit: PR168796
dtcxzyw Nov 20, 2025
fec523f
pre-commit: Update
github-actions[bot] Nov 20, 2025
9b479bf
pre-commit: Remap
github-actions[bot] Nov 20, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
36 changes: 18 additions & 18 deletions bench/abseil-cpp/optimized/kernel_timeout_test.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1339,7 +1339,7 @@ _ZN7testing15AssertionResultD2Ev.exit358: ; preds = %301, %_ZNKSt14defau
call void @llvm.lifetime.start.p0(ptr nonnull %34)
call void @llvm.lifetime.start.p0(ptr nonnull %35)
%309 = invoke { i64, i64 } @_ZNK4absl24synchronization_internal13KernelTimeout20MakeRelativeTimespecEv(ptr noundef nonnull align 8 dereferenceable(8) %12)
to label %.thread576 unwind label %334
to label %.thread579 unwind label %334

.thread576: ; preds = %_ZN7testing15AssertionResultD2Ev.exit358
%310 = extractvalue { i64, i64 } %309, 0
Expand All @@ -1352,13 +1352,13 @@ _ZN7testing15AssertionResultD2Ev.exit358: ; preds = %301, %_ZNKSt14defau
%.sroa.26.0.copyload.i361 = load i32, ptr %.sroa.2184.0..sroa_idx, align 8, !tbaa !21
%.not.i.i365 = icmp eq i64 %.sroa.05.0.copyload.i359.fr, 0
%313 = icmp slt i64 %.sroa.05.0.copyload.i359.fr, 0
%..sroa.26.0.copyload.i361 = select i1 %313, i32 0, i32 %.sroa.26.0.copyload.i361
%314 = select i1 %.not.i.i365, i32 %.sroa.26.0.copyload.i361, i32 %..sroa.26.0.copyload.i361
%.sroa.0562..val = call i64 @llvm.smax.i64(i64 %.sroa.05.0.copyload.i359.fr, i64 0)
%spec.select = call i64 @llvm.smax.i64(i64 %.sroa.05.0.copyload.i359.fr, i64 0)
%314 = select i1 %313, i32 0, i32 %.sroa.26.0.copyload.i361
%314 = select i1 %.not.i.i365, i32 %.sroa.26.0.copyload.i361, i32 %314
call void @llvm.lifetime.start.p0(ptr nonnull %5)
store i64 %.fca.0.extract109, ptr %5, align 8
store i32 %.fca.1.extract110, ptr %.sroa.210.0..sroa_idx.i366, align 8
%315 = call noundef nonnull align 4 dereferenceable(12) ptr @_ZN4absl8DurationmIES0_(ptr noundef nonnull align 4 dereferenceable(12) %5, i64 %.sroa.0562..val, i32 %314) #20
%315 = call noundef nonnull align 4 dereferenceable(12) ptr @_ZN4absl8DurationmIES0_(ptr noundef nonnull align 4 dereferenceable(12) %5, i64 %spec.select, i32 %314) #20
%.sroa.011.0.copyload.i367 = load i64, ptr %315, align 4
%.sroa.212.0..sroa_idx.i = getelementptr inbounds nuw i8, ptr %315, i64 8
%.sroa.212.0.copyload.i368 = load i32, ptr %.sroa.212.0..sroa_idx.i, align 4, !tbaa !21
Expand Down Expand Up @@ -1392,7 +1392,7 @@ _ZN7testing15AssertionResultD2Ev.exit358: ; preds = %301, %_ZNKSt14defau
br label %_ZN4absl11AbsDurationENS_8DurationE.exit377

_ZN4absl11AbsDurationENS_8DurationE.exit377: ; preds = %.thread576, %317, %318, %320, %322
%.fca.1.insert.merged.i372 = phi { i64, i32 } [ %.fca.1.insert.i.i.i374, %320 ], [ %.fca.1.insert.i.i.i.i376, %322 ], [ { i64 9223372036854775807, i32 -1 }, %318 ], [ { i64 9223372036854775807, i32 -1 }, %317 ], [ %.fca.1.insert.i370, %.thread576 ]
%.fca.1.insert.merged.i372 = phi { i64, i32 } [ %.fca.1.insert.i.i.i374, %320 ], [ %.fca.1.insert.i.i.i.i376, %322 ], [ { i64 9223372036854775807, i32 -1 }, %318 ], [ { i64 9223372036854775807, i32 -1 }, %317 ], [ %.fca.1.insert.i370, %.thread579 ]
%.fca.0.extract89 = extractvalue { i64, i32 } %.fca.1.insert.merged.i372, 0
%.fca.1.extract90 = extractvalue { i64, i32 } %.fca.1.insert.merged.i372, 1
store i64 %.fca.0.extract89, ptr %35, align 8
Expand Down Expand Up @@ -1696,7 +1696,7 @@ _ZN7testing15AssertionResultD2Ev.exit421: ; preds = %409, %_ZNKSt14defau
call void @llvm.lifetime.start.p0(ptr nonnull %42)
call void @llvm.lifetime.start.p0(ptr nonnull %43)
%417 = invoke noundef i64 @_ZNK4absl24synchronization_internal13KernelTimeout21InMillisecondsFromNowEv(ptr noundef nonnull align 8 dereferenceable(8) %12)
to label %.thread586 unwind label %444
to label %.thread585 unwind label %444

.thread586: ; preds = %_ZN7testing15AssertionResultD2Ev.exit421
%418 = sdiv i64 %417, 1000
Expand All @@ -1713,13 +1713,13 @@ _ZN7testing15AssertionResultD2Ev.exit421: ; preds = %409, %_ZNKSt14defau
%.sroa.26.0.copyload.i424 = load i32, ptr %.sroa.2184.0..sroa_idx, align 8, !tbaa !21
%.not.i.i428 = icmp eq i64 %.sroa.05.0.copyload.i422.fr, 0
%424 = icmp slt i64 %.sroa.05.0.copyload.i422.fr, 0
%..sroa.26.0.copyload.i424 = select i1 %424, i32 0, i32 %.sroa.26.0.copyload.i424
%425 = select i1 %.not.i.i428, i32 %.sroa.26.0.copyload.i424, i32 %..sroa.26.0.copyload.i424
%.sroa.0558..val = call i64 @llvm.smax.i64(i64 %.sroa.05.0.copyload.i422.fr, i64 0)
%spec.select598 = call i64 @llvm.smax.i64(i64 %.sroa.05.0.copyload.i422.fr, i64 0)
%425 = select i1 %424, i32 0, i32 %.sroa.26.0.copyload.i424
%425 = select i1 %.not.i.i428, i32 %.sroa.26.0.copyload.i424, i32 %425
call void @llvm.lifetime.start.p0(ptr nonnull %4)
store i64 %.pn17.i.i.i, ptr %4, align 8
store i32 %.pn15.i.i.i, ptr %.sroa.210.0..sroa_idx.i431, align 8
%426 = call noundef nonnull align 4 dereferenceable(12) ptr @_ZN4absl8DurationmIES0_(ptr noundef nonnull align 4 dereferenceable(12) %4, i64 %.sroa.0558..val, i32 %425) #20
%426 = call noundef nonnull align 4 dereferenceable(12) ptr @_ZN4absl8DurationmIES0_(ptr noundef nonnull align 4 dereferenceable(12) %4, i64 %spec.select598, i32 %425) #20
%.sroa.011.0.copyload.i432 = load i64, ptr %426, align 4
%.sroa.212.0..sroa_idx.i433 = getelementptr inbounds nuw i8, ptr %426, i64 8
%.sroa.212.0.copyload.i434 = load i32, ptr %.sroa.212.0..sroa_idx.i433, align 4, !tbaa !21
Expand Down Expand Up @@ -1753,7 +1753,7 @@ _ZN7testing15AssertionResultD2Ev.exit421: ; preds = %409, %_ZNKSt14defau
br label %_ZN4absl11AbsDurationENS_8DurationE.exit443

_ZN4absl11AbsDurationENS_8DurationE.exit443: ; preds = %.thread586, %428, %429, %431, %433
%.fca.1.insert.merged.i438 = phi { i64, i32 } [ %.fca.1.insert.i.i.i440, %431 ], [ %.fca.1.insert.i.i.i.i442, %433 ], [ { i64 9223372036854775807, i32 -1 }, %429 ], [ { i64 9223372036854775807, i32 -1 }, %428 ], [ %.fca.1.insert.i436, %.thread586 ]
%.fca.1.insert.merged.i438 = phi { i64, i32 } [ %.fca.1.insert.i.i.i440, %431 ], [ %.fca.1.insert.i.i.i.i442, %433 ], [ { i64 9223372036854775807, i32 -1 }, %429 ], [ { i64 9223372036854775807, i32 -1 }, %428 ], [ %.fca.1.insert.i436, %.thread585 ]
%.fca.0.extract57 = extractvalue { i64, i32 } %.fca.1.insert.merged.i438, 0
%.fca.1.extract58 = extractvalue { i64, i32 } %.fca.1.insert.merged.i438, 1
store i64 %.fca.0.extract57, ptr %43, align 8
Expand Down Expand Up @@ -2120,7 +2120,7 @@ _ZN7testing15AssertionResultD2Ev.exit504: ; preds = %529, %_ZNKSt14defau
call void @llvm.lifetime.start.p0(ptr nonnull %53)
call void @llvm.lifetime.start.p0(ptr nonnull %54)
%537 = invoke i64 @_ZNK4absl24synchronization_internal13KernelTimeout16ToChronoDurationEv(ptr noundef nonnull align 8 dereferenceable(8) %12)
to label %.thread596 unwind label %564
to label %.thread591 unwind label %564

.thread596: ; preds = %_ZN7testing15AssertionResultD2Ev.exit504
%538 = sdiv i64 %537, 1000000000
Expand All @@ -2137,13 +2137,13 @@ _ZN7testing15AssertionResultD2Ev.exit504: ; preds = %529, %_ZNKSt14defau
%.sroa.26.0.copyload.i513 = load i32, ptr %.sroa.2184.0..sroa_idx, align 8, !tbaa !21
%.not.i.i517 = icmp eq i64 %.sroa.05.0.copyload.i511.fr, 0
%543 = icmp slt i64 %.sroa.05.0.copyload.i511.fr, 0
%..sroa.26.0.copyload.i513 = select i1 %543, i32 0, i32 %.sroa.26.0.copyload.i513
%544 = select i1 %.not.i.i517, i32 %.sroa.26.0.copyload.i513, i32 %..sroa.26.0.copyload.i513
%.sroa.0..val = call i64 @llvm.smax.i64(i64 %.sroa.05.0.copyload.i511.fr, i64 0)
%spec.select600 = call i64 @llvm.smax.i64(i64 %.sroa.05.0.copyload.i511.fr, i64 0)
%544 = select i1 %543, i32 0, i32 %.sroa.26.0.copyload.i513
%544 = select i1 %.not.i.i517, i32 %.sroa.26.0.copyload.i513, i32 %544
call void @llvm.lifetime.start.p0(ptr nonnull %2)
store i64 %.pn17.i.i.i.i507, ptr %2, align 8
store i32 %.pn15.i.i.i.i508, ptr %.sroa.210.0..sroa_idx.i520, align 8
%545 = call noundef nonnull align 4 dereferenceable(12) ptr @_ZN4absl8DurationmIES0_(ptr noundef nonnull align 4 dereferenceable(12) %2, i64 %.sroa.0..val, i32 %544) #20
%545 = call noundef nonnull align 4 dereferenceable(12) ptr @_ZN4absl8DurationmIES0_(ptr noundef nonnull align 4 dereferenceable(12) %2, i64 %spec.select600, i32 %544) #20
%.sroa.011.0.copyload.i521 = load i64, ptr %545, align 4
%.sroa.212.0..sroa_idx.i522 = getelementptr inbounds nuw i8, ptr %545, i64 8
%.sroa.212.0.copyload.i523 = load i32, ptr %.sroa.212.0..sroa_idx.i522, align 4, !tbaa !21
Expand Down Expand Up @@ -2177,7 +2177,7 @@ _ZN7testing15AssertionResultD2Ev.exit504: ; preds = %529, %_ZNKSt14defau
br label %_ZN4absl11AbsDurationENS_8DurationE.exit532

_ZN4absl11AbsDurationENS_8DurationE.exit532: ; preds = %.thread596, %547, %548, %550, %552
%.fca.1.insert.merged.i527 = phi { i64, i32 } [ %.fca.1.insert.i.i.i529, %550 ], [ %.fca.1.insert.i.i.i.i531, %552 ], [ { i64 9223372036854775807, i32 -1 }, %548 ], [ { i64 9223372036854775807, i32 -1 }, %547 ], [ %.fca.1.insert.i525, %.thread596 ]
%.fca.1.insert.merged.i527 = phi { i64, i32 } [ %.fca.1.insert.i.i.i529, %550 ], [ %.fca.1.insert.i.i.i.i531, %552 ], [ { i64 9223372036854775807, i32 -1 }, %548 ], [ { i64 9223372036854775807, i32 -1 }, %547 ], [ %.fca.1.insert.i525, %.thread591 ]
%.fca.0.extract = extractvalue { i64, i32 } %.fca.1.insert.merged.i527, 0
%.fca.1.extract = extractvalue { i64, i32 } %.fca.1.insert.merged.i527, 1
store i64 %.fca.0.extract, ptr %54, align 8
Expand Down
90 changes: 55 additions & 35 deletions bench/actix-rs/optimized/5k5ycrtlwwxldg7.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4679,53 +4679,73 @@ define hidden noundef zeroext i1 @_ZN4core7unicode12unicode_data11white_space6lo
; Function Attrs: inlinehint mustprogress nofree norecurse nosync nounwind nonlazybind willreturn memory(argmem: write) uwtable
define hidden void @"_ZN52_$LT$char$u20$as$u20$core..str..pattern..Pattern$GT$13into_searcher17h70fb00af35f8a3c1E.llvm.5350303487615222083"(ptr noalias noundef writeonly sret({ { ptr, i64 }, i64, i64, i64, [4 x i8], i32 }) align 8 captures(none) dereferenceable(48) initializes((0, 48)) %0, i32 noundef %1, ptr noalias noundef nonnull readonly align 1 %2, i64 noundef %3) unnamed_addr #6 {
%5 = icmp ult i32 %1, 128
br i1 %5, label %_ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222083.exit, label %6
br i1 %5, label %10, label %6

6: ; preds = %4
%7 = icmp ult i32 %1, 2048
br i1 %7, label %10, label %8
br i1 %7, label %12, label %8

8: ; preds = %6
%9 = icmp ult i32 %1, 65536
br i1 %9, label %13, label %17
br i1 %9, label %19, label %30

10: ; preds = %6
%11 = lshr i32 %1, 6
%12 = shl nuw nsw i32 %1, 8
%.sroa.0.1.insert.ext19 = and i32 %12, 16128
%.sroa.0.1.insert.shift20 = or disjoint i32 %11, %.sroa.0.1.insert.ext19
%.sroa.0.1.insert.insert22 = or disjoint i32 %.sroa.0.1.insert.shift20, 32960
10: ; preds = %4
%11 = trunc nuw nsw i32 %1 to i8
%.sroa.0.0.vec.insert7 = insertelement <4 x i8> <i8 poison, i8 0, i8 0, i8 0>, i8 %11, i64 0
br label %_ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222083.exit

13: ; preds = %8
%14 = lshr i32 %1, 12
%15 = shl nuw nsw i32 %1, 2
%.sroa.0.1.insert.ext14 = and i32 %15, 16128
%.sroa.0.1.insert.shift15 = or disjoint i32 %14, %.sroa.0.1.insert.ext14
%16 = shl nuw i32 %1, 16
%.sroa.0.2.insert.ext24 = and i32 %16, 4128768
%.sroa.0.2.insert.shift25 = or disjoint i32 %.sroa.0.1.insert.shift15, %.sroa.0.2.insert.ext24
%.sroa.0.2.insert.insert27 = or disjoint i32 %.sroa.0.2.insert.shift25, 8421600
13: ; preds = %6
%14 = lshr i32 %1, 6
%14 = trunc nuw nsw i32 %13 to i8
%15 = or disjoint i8 %14, -64
%.sroa.0.0.vec.insert5 = insertelement <4 x i8> <i8 poison, i8 poison, i8 0, i8 0>, i8 %15, i64 0
%16 = trunc i32 %1 to i8
%.sroa.0.2.insert.ext24 = and i8 %16, 63
%.sroa.0.2.insert.shift25 = or disjoint i8 %.sroa.0.2.insert.ext24, -128
%.sroa.0.1.vec.insert12 = insertelement <4 x i8> %.sroa.0.0.vec.insert5, i8 %.sroa.0.2.insert.shift25, i64 1
br label %_ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222083.exit

17: ; preds = %8
%18 = lshr i32 %1, 18
%19 = and i32 %18, 7
%20 = lshr i32 %1, 4
%.sroa.0.1.insert.ext = and i32 %20, 16128
%.sroa.0.1.insert.shift = or disjoint i32 %19, %.sroa.0.1.insert.ext
%21 = shl i32 %1, 10
%.sroa.0.2.insert.ext = and i32 %21, 4128768
%.sroa.0.2.insert.shift = or disjoint i32 %.sroa.0.1.insert.shift, %.sroa.0.2.insert.ext
%22 = shl i32 %1, 24
%.sroa.0.3.insert.ext = and i32 %22, 1056964608
%.sroa.0.3.insert.shift = or disjoint i32 %.sroa.0.2.insert.shift, %.sroa.0.3.insert.ext
%.sroa.0.3.insert.insert = or disjoint i32 %.sroa.0.3.insert.shift, -2139062032
%18 = lshr i32 %1, 12
%21 = trunc nuw nsw i32 %18 to i8
%22 = or disjoint i8 %21, -32
%.sroa.0.0.vec.insert3 = insertelement <4 x i8> <i8 poison, i8 poison, i8 poison, i8 0>, i8 %22, i64 0
%23 = lshr i32 %1, 6
%24 = trunc i32 %23 to i8
%.sroa.0.2.insert.ext = and i8 %24, 63
%.sroa.0.2.insert.shift = or disjoint i8 %.sroa.0.2.insert.ext, -128
%.sroa.0.1.vec.insert10 = insertelement <4 x i8> %.sroa.0.0.vec.insert3, i8 %26, i64 1
%27 = trunc i32 %1 to i8
%28 = and i8 %27, 63
%.sroa.0.3.insert.insert = or disjoint i8 %28, -128
%.sroa.0.2.vec.insert14 = insertelement <4 x i8> %.sroa.0.1.vec.insert10, i8 %29, i64 2
br label %_ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222083.exit

_ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222083.exit: ; preds = %8
%31 = lshr i32 %1, 18
%32 = trunc i32 %31 to i8
%33 = and i8 %32, 7
%34 = or disjoint i8 %33, -16
%.sroa.0.0.vec.insert = insertelement <4 x i8> poison, i8 %34, i64 0
%35 = lshr i32 %1, 12
%36 = trunc i32 %35 to i8
%37 = and i8 %36, 63
%38 = or disjoint i8 %37, -128
%.sroa.0.1.vec.insert = insertelement <4 x i8> %.sroa.0.0.vec.insert, i8 %38, i64 1
%39 = lshr i32 %1, 6
%40 = trunc i32 %39 to i8
%41 = and i8 %40, 63
%42 = or disjoint i8 %41, -128
%.sroa.0.2.vec.insert = insertelement <4 x i8> %.sroa.0.1.vec.insert, i8 %42, i64 2
%43 = trunc i32 %1 to i8
%44 = and i8 %43, 63
%45 = or disjoint i8 %44, -128
%.sroa.0.3.vec.insert = insertelement <4 x i8> %.sroa.0.2.vec.insert, i8 %45, i64 3
br label %_ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222083.exit

_ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222083.exit: ; preds = %4, %10, %13, %17
%.sroa.0.0 = phi i32 [ %.sroa.0.1.insert.insert22, %10 ], [ %.sroa.0.2.insert.insert27, %13 ], [ %.sroa.0.3.insert.insert, %17 ], [ %1, %4 ]
%23 = phi i64 [ 2, %10 ], [ 3, %13 ], [ 4, %17 ], [ 1, %4 ]
_ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222083.exit: ; preds = %10, %12, %19, %30
%.sroa.0.0 = phi <4 x i8> [ %.sroa.0.0.vec.insert7, %10 ], [ %.sroa.0.1.vec.insert12, %12 ], [ %.sroa.0.2.vec.insert14, %19 ], [ %.sroa.0.3.vec.insert, %30 ]
%46 = phi i64 [ 1, %10 ], [ 2, %12 ], [ 3, %19 ], [ 4, %30 ]
store ptr %2, ptr %0, align 8
%24 = getelementptr inbounds nuw i8, ptr %0, i64 8
store i64 %3, ptr %24, align 8
Expand All @@ -4736,9 +4756,9 @@ _ZN4core4char7methods15encode_utf8_raw17ha5a8bd16826d1590E.llvm.5350303487615222
%27 = getelementptr inbounds nuw i8, ptr %0, i64 44
store i32 %1, ptr %27, align 4
%28 = getelementptr inbounds nuw i8, ptr %0, i64 32
store i64 %23, ptr %28, align 8
store i64 %46, ptr %28, align 8
%29 = getelementptr inbounds nuw i8, ptr %0, i64 40
store i32 %.sroa.0.0, ptr %29, align 8
store <4 x i8> %.sroa.0.0, ptr %29, align 8
ret void
}

Expand Down
8 changes: 4 additions & 4 deletions bench/actix-rs/optimized/q4aavw6wh20so0r.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -370,23 +370,23 @@ define void @_ZN16actix_web_actors2ws24handshake_with_protocols17hff1425362f08a8
br i1 %or.cond.i.i, label %.preheader.i.i, label %.lr.ph.i.i43

.preheader41.i.i: ; preds = %63, %81
%.247.i.i = phi i8 [ %.3.i.i, %81 ], [ 0, %63 ]
%.sroa.028.046.i.i = phi i64 [ %77, %81 ], [ 0, %63 ]
%.245.i.i = phi i8 [ %.3.i.i, %81 ], [ 0, %63 ]
%77 = add nuw nsw i64 %.sroa.028.046.i.i, 1
%78 = getelementptr inbounds nuw i16, ptr %8, i64 %.sroa.028.046.i.i
%79 = load i16, ptr %78, align 2, !noalias !35, !noundef !4
%80 = icmp eq i16 %79, 0
br i1 %80, label %81, label %82

81: ; preds = %82, %.preheader41.i.i
%.3.i.i = phi i8 [ %.245.i.i, %.preheader41.i.i ], [ %88, %82 ]
%.3.i.i = phi i8 [ %.247.i.i, %.preheader42.i.i ], [ %88, %82 ]
%exitcond57.not.i.i = icmp eq i64 %77, 4
br i1 %exitcond57.not.i.i, label %72, label %.preheader41.i.i

82: ; preds = %.preheader41.i.i
%83 = shl nuw nsw i64 %.sroa.028.046.i.i, 4
%84 = add nuw nsw i64 %83, %.06548.i.i
%85 = trunc nuw i8 %.245.i.i to i1
%85 = trunc nuw i8 %.247.i.i to i1
%86 = call fastcc noundef zeroext i1 @"_ZN4core3str7pattern13simd_contains28_$u7b$$u7b$closure$u7d$$u7d$17he7a43a35f9445261E"(ptr noalias noundef readonly align 8 dereferenceable(32) %9, i64 noundef %84, i16 noundef %79, i1 noundef zeroext %85)
%87 = or i1 %86, %85
%88 = zext i1 %87 to i8
Expand Down Expand Up @@ -421,7 +421,7 @@ define void @_ZN16actix_web_actors2ws24handshake_with_protocols17hff1425362f08a8
br i1 %103, label %104, label %109

104: ; preds = %109, %.lr.ph52.i.i
%.5.i.i = phi i8 [ 0, %.lr.ph52.i.i ], [ %111, %109 ]
%.5.i.i = phi i8 [ 0, %.lr.ph53.i.i ], [ %111, %109 ]
%105 = add i64 %.16651.i.i, 16
%106 = add i64 %.16651.i.i, 40
%107 = icmp uge i64 %106, %34
Expand Down
20 changes: 10 additions & 10 deletions bench/box2d/optimized/sample_collision.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1322,12 +1322,12 @@ define linkonce_odr dso_local void @_ZN13ShapeDistance8UpdateUIEv(ptr noundef no
%4 = alloca %struct.ImVec2, align 4
%5 = alloca [4 x ptr], align 16
%6 = alloca i32, align 4
%.sroa.716 = alloca %struct.b2Vec2, align 8
%.sroa.1017 = alloca %struct.b2Vec2, align 8
%.sroa.1218 = alloca %struct.b2Vec2, align 8
%.sroa.7 = alloca %struct.b2Vec2, align 8
%.sroa.10 = alloca %struct.b2Vec2, align 8
%.sroa.12 = alloca %struct.b2Vec2, align 8
%.sroa.716 = alloca i64, align 8
%.sroa.1017 = alloca i64, align 8
%.sroa.1218 = alloca i64, align 8
%.sroa.7 = alloca i64, align 8
%.sroa.10 = alloca i64, align 8
%.sroa.12 = alloca i64, align 8
call void @llvm.lifetime.start.p0(ptr nonnull %2)
%7 = load i32, ptr getelementptr inbounds nuw (i8, ptr @g_camera, i64 16), align 4, !tbaa !123
%8 = sitofp i32 %7 to float
Expand Down Expand Up @@ -1368,8 +1368,8 @@ define linkonce_odr dso_local void @_ZN13ShapeDistance8UpdateUIEv(ptr noundef no
%20 = getelementptr inbounds nuw i8, ptr %0, i64 568
%21 = load float, ptr %20, align 8, !tbaa !88
call void @llvm.experimental.noalias.scope.decl(metadata !127)
store i64 0, ptr %.sroa.716, align 8
store i64 0, ptr %.sroa.1017, align 8
store i64 0, ptr %.sroa.716, align 8, !alias.scope !127
store i64 0, ptr %.sroa.1017, align 8, !alias.scope !127
store i64 0, ptr %.sroa.1218, align 8
switch i32 %19, label %_ZN13ShapeDistance9MakeProxyENS_9ShapeTypeEf.exit [
i32 0, label %.sink.split.i
Expand Down Expand Up @@ -1470,8 +1470,8 @@ _ZN13ShapeDistance9MakeProxyENS_9ShapeTypeEf.exit: ; preds = %.sink.split.sink.s
%52 = getelementptr inbounds nuw i8, ptr %0, i64 572
%53 = load float, ptr %52, align 4, !tbaa !89
call void @llvm.experimental.noalias.scope.decl(metadata !131)
store i64 0, ptr %.sroa.7, align 8
store i64 0, ptr %.sroa.10, align 8
store i64 0, ptr %.sroa.7, align 8, !alias.scope !131
store i64 0, ptr %.sroa.10, align 8, !alias.scope !131
store i64 0, ptr %.sroa.12, align 8
switch i32 %51, label %_ZN13ShapeDistance9MakeProxyENS_9ShapeTypeEf.exit9 [
i32 0, label %.sink.split.i7
Expand Down
Loading