UPSTREAM PR #17716: ggml-cpu: add RISC-V Vector support for RWKV WKV6 operation#412
Open
UPSTREAM PR #17716: ggml-cpu: add RISC-V Vector support for RWKV WKV6 operation#412
Conversation
Signed-off-by: Wang Yang <yangwang@iscas.ac.cn>
dba8180 to
8654e36
Compare
|
Explore the complete analysis inside the Version Insights Performance Analysis SummaryAnalysis Scope: PR #412 - RISC-V Vector support for RWKV WKV6 operation Condition Assessment: Condition 1 applies - No meaningful performance impact detected. SummaryThis PR adds RISC-V Vector extension support for RWKV WKV6 operations without affecting inference performance. The only measured change is a 42 ns increase in |
4587bfa to
3e4b499
Compare
92b887d to
b29e20d
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Mirrored from ggml-org/llama.cpp#17716
This PR adds RISC-V Vector (RVV) extension support for the RWKV WKV6 operation, enabling vectorized computation on RISC-V platforms.