Skip to content

Commit 38da317

Browse files
ramanan-radhakrishnanramanan-radhakrishnan
authored
Merge pull request #12 from ramanan-radhakrishnan/master
Merge for 2022.2 release
2 parents f585ae6 + 64256cc commit 38da317

309 files changed

Lines changed: 3865 additions & 729 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

‎Dataflow/Bypassing/input_bypass/dut.cpp‎

Lines changed: 0 additions & 52 deletions
This file was deleted.

‎Dataflow/Bypassing/input_bypass/dut_sol.cpp‎

Lines changed: 0 additions & 52 deletions
This file was deleted.

‎Dataflow/Bypassing/input_bypass/test_dut.cpp‎

Lines changed: 0 additions & 42 deletions
This file was deleted.

‎Dataflow/Bypassing/middle_bypass/test_dut.cpp‎

Lines changed: 0 additions & 42 deletions
This file was deleted.

‎Dataflow/Bypassing/output_bypass/test_dut.cpp‎

Lines changed: 0 additions & 37 deletions
This file was deleted.

‎Interface/Aggregation_Disaggregation/aggregation_of_m_axi_ports/example.cpp‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
/*
2-
* Copyright 2021 Xilinx, Inc.
2+
* Copyright 2022 Xilinx, Inc.
33
*
44
* Licensed under the Apache License, Version 2.0 (the "License");
55
* you may not use this file except in compliance with the License.

‎Interface/Aggregation_Disaggregation/aggregation_of_m_axi_ports/example.h‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
/*
2-
* Copyright 2021 Xilinx, Inc.
2+
* Copyright 2022 Xilinx, Inc.
33
*
44
* Licensed under the Apache License, Version 2.0 (the "License");
55
* you may not use this file except in compliance with the License.

‎Interface/Aggregation_Disaggregation/aggregation_of_m_axi_ports/example_test.cpp‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
/*
2-
* Copyright 2021 Xilinx, Inc.
2+
* Copyright 2022 Xilinx, Inc.
33
*
44
* Licensed under the Apache License, Version 2.0 (the "License");
55
* you may not use this file except in compliance with the License.

‎Interface/Aggregation_Disaggregation/aggregation_of_m_axi_ports/run_hls.tcl‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
#
2-
# Copyright 2021 Xilinx, Inc.
2+
# Copyright 2022 Xilinx, Inc.
33
#
44
# Licensed under the Apache License, Version 2.0 (the "License");
55
# you may not use this file except in compliance with the License.

‎Interface/Aggregation_Disaggregation/aggregation_of_nested_structs/example.cpp‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
/*
2-
* Copyright 2021 Xilinx, Inc.
2+
* Copyright 2022 Xilinx, Inc.
33
*
44
* Licensed under the Apache License, Version 2.0 (the "License");
55
* you may not use this file except in compliance with the License.

0 commit comments

Comments
 (0)