-
Notifications
You must be signed in to change notification settings - Fork 1
Expand file tree
/
Copy pathRelease_Notes.html
More file actions
567 lines (567 loc) · 18.3 KB
/
Release_Notes.html
File metadata and controls
567 lines (567 loc) · 18.3 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<meta charset="utf-8" />
<meta name="generator" content="pandoc" />
<meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
<title>Release Notes for STM32MP13xx HAL drivers</title>
<style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
/* The extra [class] is a hack that increases specificity enough to
override a similar rule in reveal.js */
ul.task-list[class]{list-style: none;}
ul.task-list li input[type="checkbox"] {
font-size: inherit;
width: 0.8em;
margin: 0 0.8em 0.2em -1.6em;
vertical-align: middle;
}
.display.math{display: block; text-align: center; margin: 0.5rem auto;}
</style>
<link rel="stylesheet" href="_htmresc/mini-st_2020.css" />
<link rel="icon" type="image/x-icon" href="_htmresc/favicon.png" />
<!--[if lt IE 9]>
<script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
<![endif]-->
</head>
<body>
<div class="row">
<div class="col-sm-12 col-lg-4">
<center>
<h1 id="release-notes-for-stm32mp13xx-hal-drivers">Release Notes for
<mark>STM32MP13xx HAL drivers</mark></h1>
<p>Copyright © 2023 STMicroelectronics<br />
</p>
<a href="https://www.st.com" class="logo"><img
src="_htmresc/st_logo_2020.png" alt="ST logo" /></a>
</center>
<h1 id="purpose">Purpose</h1>
<p>The STM32Cube HAL , an STM32 abstraction layer embedded software,
ensure maximized portability across STM32 portfolio.</p>
<p>The portable APIs layer provides a generic, multi instanced and
simple set of APIs to interact with the upper layer (application,
libraries and stacks). It is composed of native and extended APIs set.
It is directly built around a generic architecture and allows the
build-upon layers, like the middleware layer, to implement its functions
without knowing in-depth the used STM32 device. This improves the
library code reusability and guarantees an easy portability on other
devices and STM32 families.</p>
</div>
<section id="update-history" class="col-sm-12 col-lg-8">
<h1>Update History</h1>
<div class="collapse">
<input type="checkbox" id="collapse-section0" checked aria-hidden="true">
<label for="collapse-section0" checked aria-hidden="true"><strong>V1.2.0
/ 30-Oct-2024</strong></label>
<div>
<h2 id="main-changes">Main Changes</h2>
<p>This release is the <strong>Maintenance DV of HAL drivers</strong>
for STM32MP13xx devices.</p>
<h2 id="contents">Contents</h2>
<ul>
<li><p><strong>Major update</strong> of drivers for STM32MP13xx
devices:</p>
<ul>
<li>ETH
<ul>
<li>Support for 2 ETH interface at same time.</li>
<li>General improvements, align with other MCU drivers</li>
</ul></li>
<li>FMC
<ul>
<li>Error handling improvement in HAL NAND driver.</li>
</ul></li>
</ul></li>
<li><p>General updates to fix known defects and enhancements
implementation</p>
<ul>
<li>ADC, I2C, LPTIM, RCC, ETZPC</li>
</ul></li>
<li><p>List of HAL drivers implemented :</p>
<ul>
<li>ADC, BSEC, CRC, CRYP (including SAES), DCMIPP, DDR, DFSDM, DMA, DTS,
ETH, ETZPC, EXTI, FDCAN, FMC_NAND, GPIO, HASH, I2C, I2S, IWDG, LPTIM,
LTDC, MCE, MDMA, PKA, PWR, XSPI (QSPI replaced with XSPI), RCC, RNG, RTC
(including TAMP), SAI, SDMMC (including EMMC) , SMARTCARD, SPDIFRX, SPI,
TIM, UART, USART, USB</li>
</ul></li>
<li><p>List of LL drivers implemented :</p>
<ul>
<li>ADC, BSEC, DMA/DMAMUX, EXTI, ETZPC, GPIO, I2C, LPTIM, MDMA, PWR, RCC
& BUS, RTC, SPI, TIM, USART</li>
</ul></li>
</ul>
<h2 id="known-limitations">Known Limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section9" aria-hidden="true">
<label for="collapse-section9" checked aria-hidden="true"><strong>V1.1.0
/ 23-Feb-2023</strong></label>
<div>
<h2 id="main-changes-1">Main Changes</h2>
<p>This release is the <strong>Major Maintenance DV of HAL
drivers</strong> for STM32MP13xx devices.</p>
<h2 id="contents-1">Contents</h2>
<ul>
<li><strong>Major update</strong> of drivers for STM32MP13xx devices:
<ul>
<li>CRYP
<ul>
<li>Fix for endianness change at hardware bus level for shared key from
SAES to CRYP</li>
</ul></li>
<li>ETH
<ul>
<li>Rename ETH_TxPacketConfig_t to ETH_TxPacketConfigTypeDef to align
with cube1.x standard</li>
<li>General improvements, MISRA2012 fixes, align with other MCU
drivers</li>
</ul></li>
<li>GENERIC HAL
<ul>
<li>Improvement in HAL_GetTick() to avoid short wraparound</li>
</ul></li>
<li>RTC
<ul>
<li>Added bhk lock functionality in the secure mode set API</li>
</ul></li>
</ul></li>
<li>General updates to fix known defects and enhancements implementation
<ul>
<li>GPIO, RCC, TIM</li>
</ul></li>
<li>List of HAL drivers implemented :
<ul>
<li>ADC, BSEC, CRC, CRYP (including SAES), DCMIPP, DDR, DFSDM, DMA, DTS,
ETH, ETZPC, EXTI, FDCAN, FMC_NAND, GPIO, HASH, I2C, I2S, IWDG, LPTIM,
LTDC, MCE, MDMA, PKA, PWR, XSPI (QSPI replaced with XSPI), RCC, RNG, RTC
(including TAMP), SAI, SDMMC (including EMMC) , SMARTCARD, SPDIFRX, SPI,
TIM, UART, USART, USB</li>
</ul></li>
<li>List of LL drivers implemented :
<ul>
<li>ADC, BSEC, DMA/DMAMUX, EXTI, ETZPC, GPIO, I2C, LPTIM, MDMA, PWR, RCC
& BUS, RTC, SPI, TIM, USART</li>
</ul></li>
</ul>
<h2 id="known-limitations-1">Known Limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section8" aria-hidden="true">
<label for="collapse-section8" checked aria-hidden="true"><strong>V1.0.0
/ 01-Nov-2023</strong></label>
<div>
<h2 id="main-changes-2">Main Changes</h2>
<p>This release is the <strong>Mass Market DV of HAL drivers</strong>
for STM32MP13xx devices.</p>
<h2 id="contents-2">Contents</h2>
<ul>
<li>General updates to fix known defects and enhancements
implementation</li>
<li><strong>Major update</strong> of drivers for STM32MP13xx devices:
<ul>
<li><strong>Implement HAL Drivers</strong>:
<ul>
<li>XSPI
<ul>
<li>QSPI driver replaced with XSPI</li>
<li>API’s renamed for alignment</li>
</ul></li>
<li>DELAYBLOCK
<ul>
<li>Aligned with XSPI API’s</li>
</ul></li>
<li>DCMIPP</li>
</ul></li>
<li><strong>Align HAL Drivers with STM32 Families</strong>
<ul>
<li>ADC, BSEC, CRC, CRYP, DDR, DELAYBLOCK, DFSDM, DMA, DTS, ETH, EXTI,
FDCAN, GPIO, HASH, I2C, IWDG, LPTIM, LTDC, MDMA, PKA, PWR, RCC, RNG,
RTC, SAI, SDMMC, SMARTCARD, SPDIFRX, SPI, TIM, UART, USART, USB</li>
</ul></li>
<li><strong>MISRAC2012</strong> MISRA2012 fixes done</li>
</ul></li>
<li>List of HAL drivers implemented :
<ul>
<li>ADC, BSEC, CRC, CRYP (including SAES), DCMIPP, DDR, DFSDM, DMA, DTS,
ETH, ETZPC, EXTI, FDCAN, FMC_NAND, GPIO, HASH, I2C, I2S, IWDG, LPTIM,
LTDC, MCE, MDMA, PKA, PWR, XSPI (QSPI replaced with XSPI), RCC, RNG, RTC
(including TAMP), SAI, SDMMC (including EMMC) , SMARTCARD, SPDIFRX, SPI,
TIM, UART, USART, USB</li>
</ul></li>
<li>List of LL drivers implemented :
<ul>
<li>ADC, DMA/DMAMUX, EXTI, ETZPC, GPIO, I2C, LPTIM, MDMA, PWR, RCC &
BUS, RTC, SPI, TIM, USART</li>
</ul></li>
</ul>
<h2 id="known-limitations-2">Known Limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section7" aria-hidden="true">
<label for="collapse-section7" aria-hidden="true"><strong>V0.7.0 /
27-June-2023</strong></label>
<div>
<h2 id="main-changes-3">Main Changes</h2>
<p>This release is the <strong>5th ALPHA DV of HAL drivers</strong> for
STM32MP13xx devices.</p>
<h2 id="contents-3">Contents</h2>
<ul>
<li>General updates to fix known defects and enhancements
implementation</li>
<li><strong>Major update</strong> of drivers for STM32MP13xx devices:
<ul>
<li><strong>Implement HAL Drivers</strong>:
<ul>
<li>FMC
<ul>
<li>NAND : Supported Sequencer and DMA Mode</li>
<li>PSRAM: Support added</li>
</ul></li>
<li>DCMIPP</li>
<li>I2S</li>
<li>ETZPC</li>
</ul></li>
<li><strong>Align HAL Drivers with STM32 Families</strong>
<ul>
<li>ADC, CRC, CRYP, DELAYBLOCK, DTS, GPIO, HASH, I2C, LPTIM, PKA, SDMMC,
SPDIFRX, SPI, TIM, UART, USART, USB</li>
</ul></li>
<li><strong>MISRAC2012</strong> fix for BSEC, DCMIPP, DDR, EXTI, RCC
drivers</li>
</ul></li>
<li>List of HAL drivers implemented :
<ul>
<li>ADC, BSEC, CRC, CRYP ( including SAES), DCMIPP, DDR, DFSDM, DMA,
DTS, ETH, ETZPC, EXTI, FDCAN, FMC_NAND, GPIO, HASH, I2C, I2S, IWDG,
LPTIM, LTDC, MCE, MDMA, PKA, PWR, QSPI, RCC, RNG, RTC (including TAMP),
SAI, SDMMC (including EMMC) , SMARTCARD, SPDIFRX, SPI, TIM, UART, USART,
USB</li>
</ul></li>
<li>List of LL drivers implemented :
<ul>
<li>ADC, DMA/DMAMUX, EXTI, ETZPC, GPIO, I2C, LPTIM, MDMA, PWR, RCC &
BUS, RTC, SPI, TIM, USART</li>
</ul></li>
</ul>
<h2 id="known-limitations-3">Known Limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section6" aria-hidden="true">
<label for="collapse-section6" checked aria-hidden="true"><strong>V0.6.0
/ 16-December-2022</strong></label>
<div>
<h2 id="main-changes-4">Main Changes</h2>
<p>This release is the <strong>4th ALPHA DV of HAL drivers</strong> for
STM32MP13xx devices.</p>
<h2 id="contents-4">Contents</h2>
<ul>
<li>General updates to fix known defects and enhancements
implementation</li>
<li><strong>Major update</strong> of drivers for STM32MP13xx devices:
<ul>
<li><strong>Major Improvement</strong>:
<ul>
<li>ETH : Rebase with STM32 Families + Optimize settings for
performance</li>
<li>LTDC</li>
<li>RCC : Rename TZPC into ETZPC ( alignment with Reference Manual)</li>
</ul></li>
<li><strong>Implement HAL Drivers</strong>:
<ul>
<li>FMC NAND : basic functionality + algorithm for ECC (BCH4, BCH8 and
haming) > see limitations</li>
</ul></li>
<li><strong>Implement LL Drivers</strong>:
<ul>
<li>ETZPC, LPTIM, TIM</li>
</ul></li>
<li><strong>Align HAL Drivers with STM32 Families</strong>
<ul>
<li>CRC, DELAYBLOCK, DTS, HASH, LPTIM, SDMMC, SPDIFRX, SPI, TIM, UART,
USART, USB</li>
</ul></li>
<li><strong>MISRAC2012</strong> fix for some drivers</li>
</ul></li>
<li>List of HAL drivers implemented :
<ul>
<li>ADC, BSEC, CRC, CRYP ( including SAES), DDR, DFSDM, DMA, DTS, ETH,
EXTI, FDCAN, FMC_NAND, GPIO, HASH, I2C, IWDG, LPTIM, LTDC, MCE, MDMA,
PKA, PWR, QSPI, RCC, RNG, RTC (including TAMP), SAI, SDMMC (including
EMMC) , SMARTCARD, SPDIFRX, SPI, TIM, UART, USART, USB</li>
</ul></li>
<li>List of LL drivers implemented :
<ul>
<li>ADC, DMA/DMAMUX, EXTI, ETZPC, GPIO, I2C, LPTIM, MDMA, PWR, RCC &
BUS, RTC, SPI, TIM, USART</li>
</ul></li>
</ul>
<h2 id="known-limitations-4">Known Limitations</h2>
<ul>
<li>FMC_NAND : only ECC BCH4 has been validated ( BCH8 and Haming code
is present , but not yet tested)</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section5" aria-hidden="true">
<label for="collapse-section5" aria-hidden="true"><strong>V0.5.0 /
29-June-2022</strong></label>
<div>
<h2 id="main-changes-5">Main Changes</h2>
<p>This release is the <strong>3rd ALPHA DV of HAL drivers</strong> for
STM32MP13xx devices.</p>
<h2 id="contents-5">Contents</h2>
<ul>
<li>General updates to fix known defects and enhancements
implementation</li>
<li><strong>Major update</strong> of drivers for STM32MP13xx devices:
<ul>
<li><strong>Align HAL Drivers with STM32 Families</strong>
<ul>
<li>ADC, I2C, SMARTCARD, SPI, UART, USART, USB</li>
</ul></li>
<li><strong>MISRAC2012</strong> fix for some drivers</li>
<li><strong>Implement HAL Drivers</strong>: DFSDM, ETH, SAI,
SPDIFRX</li>
<li><strong>Implement LL Drivers</strong>: ADC, EXTI, I2C, MDMA, PWR,
RTC</li>
</ul></li>
<li>List of HAL drivers implemented :
<ul>
<li>ADC, BSEC, CRC, CRYP ( including SAES), DDR, DFSDM, DMA, DTS, ETH,
EXTI, FDCAN, GPIO, HASH, I2C, IWDG, LPTIM, LTDC, MCE, MDMA, PKA, PWR,
QSPI, RCC, RNG, RTC (including TAMP), SAI, SDMMC (including EMMC) ,
SMARTCARD, SPDIFRX, SPI, TIM, UART, USART, USB</li>
</ul></li>
<li>List of LL drivers implemented :
<ul>
<li>ADC, DMA/DMAMUX, EXTI, GPIO, I2C, MDMA, PWR, RCC & BUS, RTC,
SPI, USART</li>
</ul></li>
</ul>
<h2 id="known-limitations-5">Known Limitations</h2>
<ul>
<li>ETH driver maturation to improve</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section4" aria-hidden="true">
<label for="collapse-section4" aria-hidden="true"><strong>V0.4.0 /
04-March-2022</strong></label>
<div>
<h2 id="main-changes-6">Main Changes</h2>
<p>This release is the <strong>2nd ALPHA DV of HAL drivers</strong> for
STM32MP13xx devices.</p>
<h2 id="contents-6">Contents</h2>
<ul>
<li>General updates to fix known defects and enhancements
implementation</li>
<li><strong>Major update</strong> of drivers for STM32MP13xx devices:
<ul>
<li><strong>CRYP driver</strong> (including CRYP/SAES)
<ul>
<li>Driver maturation</li>
<li>Fix SAES MDMA issues</li>
<li>SAES : add BYTE size support for header message (used for
CCM/GCM)</li>
</ul></li>
<li><strong>VREFBUF</strong>:
<ul>
<li>Lowest voltage changed from 1.5 V (Cut1.0) to 1.65 V (Cut1.1)</li>
<li>Reorder VREFBUF values</li>
</ul></li>
<li><strong>DDR</strong> - API Change
<ul>
<li>Driver maturation</li>
</ul></li>
<li><strong>RCC</strong> - No API Change
<ul>
<li>remove LSE clock source for RNG1 (cut1.1)</li>
<li>Fix __HAL_RCC_MRD_CONFIG macro</li>
<li>Use RSTSSETR instead of RSTSCLRR to read reset status flags</li>
</ul></li>
<li><strong>Align HAL Drivers with STM32 Families</strong> - No API
Change
<ul>
<li>DMA, EXTI, GPIO, IWDG, LPTIM, QSPI, SDMMC, TIM, UART, USART</li>
</ul></li>
<li><strong>Implement LL Drivers</strong>:
<ul>
<li>DMA/DMAMUX, GPIO, RCC & BUS, USART</li>
</ul></li>
</ul></li>
<li>List of HAL drivers implemented :
<ul>
<li>ADC, BSEC, CRC, CRYP ( including SAES), DDR, DMA, DTS, EXTI, FDCAN,
GPIO, HASH, I2C, IWDG, LPTIM, LTDC, MCE, MDMA, PKA, PWR, QSPI, RCC, RNG,
RTC (including TAMP), SDMMC, SMARTCARD, SPI, TIM, UART, USART, USB</li>
</ul></li>
<li>List of LL drivers implemented :
<ul>
<li>DMA/DMAMUX, GPIO, RCC & BUS, USART</li>
</ul></li>
</ul>
<h2 id="known-limitations-6">Known Limitations</h2>
<ul>
<li>No</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section3" aria-hidden="true">
<label for="collapse-section3" aria-hidden="true"><strong>V0.3.0 /
03-December-2021</strong></label>
<div>
<h2 id="main-changes-7">Main Changes</h2>
<p>This release is the <strong>ALPHA DV of HAL drivers</strong> for
STM32MP13xx devices.</p>
<h2 id="contents-7">Contents</h2>
<ul>
<li>General updates to fix known defects and enhancements
implementation</li>
<li><strong>Major update</strong> of drivers for STM32MP13xx devices:
<ul>
<li><strong>CRYP and SAES HAL factorized</strong> in the common CRYP
driver.</li>
<li><strong>HASH</strong> remove comments related to “MD5 feature” as
not supported on STM32MP13xx family.</li>
<li><strong>RTC</strong> Fix doxygen documentation generation.</li>
<li><strong>Implement HAL driver</strong> for STM32MP13xx:
<ul>
<li>BSEC, DTS, FDCAN, LTDC, PWR, QSPI, SDMMC, USB</li>
</ul></li>
<li><strong>Align HAL Drivers with STM32 Families</strong>:
<ul>
<li>CRC, I2C, LPTIM, SPI, TIM</li>
</ul></li>
<li>All HAL Drivers
<ul>
<li>Update the way to declare licenses in Cube</li>
</ul></li>
</ul></li>
<li>List of HAL drivers implemented :
<ul>
<li>ADC, BSEC, CRC, CRYP ( including SAES), DDR, DMA, DTS, EXTI, FDCAN,
GPIO, HASH, I2C, IWDG, LPTIM, LTDC, MCE, MDMA, PKA, PWR, QSPI, RCC, RNG,
RTC (including TAMP), SDMMC, SMARTCARD, SPI, TIM, UART, USART, USB</li>
</ul></li>
</ul>
<h2 id="known-limitations-7">Known Limitations</h2>
<ul>
<li><strong>CRYP/SAES ported in same driver</strong> but
<ul>
<li>Some SAES features still under maturation</li>
<li>Transfer with MDMA not fully functional</li>
</ul></li>
<li><strong>LL drivers</strong> implemented : only ADC ( as required for
HAL ADC driver)</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section2" aria-hidden="true">
<label for="collapse-section2" aria-hidden="true"><strong>V0.2.0 /
09-June-2021</strong></label>
<div>
<h2 id="main-changes-8">Main Changes</h2>
<p>This release is the <strong>PRE-ALPHA DV of HAL drivers</strong> for
STM32MP13xx devices.</p>
<h2 id="contents-8">Contents</h2>
<ul>
<li><strong>HAL DDR</strong> driver
<ul>
<li>Fix regression in save command</li>
<li>Treat PHY calibration skip flag in static configuration</li>
</ul></li>
<li><strong>HAL SYSCFG / DBG</strong> driver
<ul>
<li>Rework IOCompensation function</li>
<li>Replace SET_BIT in some condition</li>
<li>Add DBG LP mode enable/disable function in stm32mp13xx_hal.h</li>
<li>Clean code for stm32mp13</li>
</ul></li>
<li><strong>HAL I2C</strong> driver
<ul>
<li>Fix HAL_I2CEx_DisableFastModePlus function</li>
</ul></li>
<li><strong>HAL LPTIM</strong> driver
<ul>
<li>Alignment with other STM32 families (No API Change)</li>
</ul></li>
<li><strong>HAL RNG</strong> driver -Fix HAL_GetTick() timeout
vulnerability</li>
<li><strong>HAL UART</strong> driver -Fix state reset in case of error
returned after DMA reception start</li>
</ul>
<h2 id="known-limitations-8">Known Limitations</h2>
<ul>
<li><strong>Only SAES</strong> algo in CRYP driver ( CRYP or AES algo
will be delivered later)</li>
<li><strong>LL drivers</strong> implemented : only ADC ( as required for
HAL ADC driver)</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section1" aria-hidden="true">
<label for="collapse-section1" aria-hidden="true"><strong>V0.1.0 /
20-April-2021</strong></label>
<div>
<h2 id="main-changes-9">Main Changes</h2>
<p>This release is the <strong>Bring Up DV of HAL drivers</strong> for
STM32MP13xx devices.</p>
<h2 id="contents-9">Contents</h2>
<ul>
<li><strong>HAL drivers</strong> implemented :
<ul>
<li>ADC, CRC, CRYP ( but only SAES), DDR, DMA, EXTI, GPIO, HASH, I2C,
IWDG, LPTIM, MCE, MDMA, PKA, RNG, RCC, RTC, SMARTCARD, SPI, TIM, UART,
USART</li>
</ul></li>
<li><strong>LL drivers</strong> implemented :
<ul>
<li>only ADC ( as required for HAL ADC driver)</li>
</ul></li>
</ul>
<h2 id="known-limitations-9">Known Limitations</h2>
<ul>
<li>Only SAES algo in CRYP driver ( CRYP or AES algo will be delivered
later)</li>
</ul>
</div>
</div>
</section>
</div>
<footer class="sticky">
<p>For complete documentation on STM32 Microcontrollers &
Microprocessors </mark> , visit: <span style="font-color: blue;"><a
href="http://www.st.com/stm32">www.st.com/stm32</a></span></p>
This release note uses up to date web standards and, for this reason,
should not be opened with Internet Explorer but preferably with popular
browsers such as Google Chrome, Mozilla Firefox, Opera or Microsoft
Edge.
</footer>
</body>
</html>