forked from intel/llvm-test-suite
-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathbfloat16_builtins.cpp
More file actions
241 lines (220 loc) · 14.8 KB
/
Copy pathbfloat16_builtins.cpp
File metadata and controls
241 lines (220 loc) · 14.8 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
// REQUIRES: cuda
// RUN: %clangxx -fsycl -fsycl-targets=%sycl_triple %s -o %t.out -Xsycl-target-backend --cuda-gpu-arch=sm_80
// RUN: %t.out
#include <sycl/sycl.hpp>
#include <cmath>
#include <vector>
using namespace cl::sycl;
using sycl::ext::oneapi::experimental::bfloat16;
constexpr int N = 60; // divisible by all tested array sizes
constexpr float bf16_eps = 0.00390625;
float make_fp32(uint16_t x) {
uint32_t y = x;
y = y << 16;
auto res = reinterpret_cast<float *>(&y);
return *res;
}
bool check(float a, float b) {
return fabs(2 * (a - b) / (a + b)) > bf16_eps * 2;
}
#define TEST_BUILTIN_1_SCAL_IMPL(NAME) \
{ \
buffer<float> a_buf(&a[0], N); \
buffer<int> err_buf(&err, 1); \
q.submit([&](handler &cgh) { \
accessor<float, 1, access::mode::read_write, target::device> A(a_buf, \
cgh); \
accessor<int, 1, access::mode::write, target::device> ERR(err_buf, cgh); \
cgh.parallel_for(N, [=](id<1> index) { \
if (check(NAME(bfloat16{A[index]}), NAME(A[index]))) { \
ERR[0] = 1; \
} \
}); \
}); \
} \
assert(err == 0);
#define TEST_BUILTIN_1_ARR_IMPL(NAME, SZ) \
{ \
buffer<float, 2> a_buf{range<2>{N / SZ, SZ}}; \
buffer<int> err_buf(&err, 1); \
q.submit([&](handler &cgh) { \
accessor<float, 2, access::mode::read_write, target::device> A(a_buf, \
cgh); \
accessor<int, 1, access::mode::write, target::device> ERR(err_buf, cgh); \
cgh.parallel_for(N / SZ, [=](id<1> index) { \
marray<bfloat16, SZ> arg; \
for (int i = 0; i < SZ; i++) { \
arg[i] = A[index][i]; \
} \
marray<bfloat16, SZ> res = NAME(arg); \
for (int i = 0; i < SZ; i++) { \
if (check(res[i], NAME(A[index][i]))) { \
ERR[0] = 1; \
} \
} \
}); \
}); \
} \
assert(err == 0);
#define TEST_BUILTIN_1(NAME) \
TEST_BUILTIN_1_SCAL_IMPL(NAME) \
TEST_BUILTIN_1_ARR_IMPL(NAME, 1) \
TEST_BUILTIN_1_ARR_IMPL(NAME, 2) \
TEST_BUILTIN_1_ARR_IMPL(NAME, 3) \
TEST_BUILTIN_1_ARR_IMPL(NAME, 4) \
TEST_BUILTIN_1_ARR_IMPL(NAME, 5)
#define TEST_BUILTIN_2_SCAL_IMPL(NAME) \
{ \
buffer<float> a_buf(&a[0], N); \
buffer<float> b_buf(&b[0], N); \
buffer<int> err_buf(&err, 1); \
q.submit([&](handler &cgh) { \
accessor<float, 1, access::mode::read_write, target::device> A(a_buf, \
cgh); \
accessor<float, 1, access::mode::read_write, target::device> B(b_buf, \
cgh); \
accessor<int, 1, access::mode::write, target::device> ERR(err_buf, cgh); \
cgh.parallel_for(N, [=](id<1> index) { \
if (check(NAME(bfloat16{A[index]}, bfloat16{B[index]}), \
NAME(A[index], B[index]))) { \
ERR[0] = 1; \
} \
}); \
}); \
} \
assert(err == 0);
#define TEST_BUILTIN_2_ARR_IMPL(NAME, SZ) \
{ \
buffer<float, 2> a_buf{range<2>{N / SZ, SZ}}; \
buffer<float, 2> b_buf{range<2>{N / SZ, SZ}}; \
buffer<int> err_buf(&err, 1); \
q.submit([&](handler &cgh) { \
accessor<float, 2, access::mode::read_write, target::device> A(a_buf, \
cgh); \
accessor<float, 2, access::mode::read_write, target::device> B(b_buf, \
cgh); \
accessor<int, 1, access::mode::write, target::device> ERR(err_buf, cgh); \
cgh.parallel_for(N / SZ, [=](id<1> index) { \
marray<bfloat16, SZ> arg0, arg1; \
for (int i = 0; i < SZ; i++) { \
arg0[i] = A[index][i]; \
arg1[i] = B[index][i]; \
} \
marray<bfloat16, SZ> res = NAME(arg0, arg1); \
for (int i = 0; i < SZ; i++) { \
if (check(res[i], NAME(A[index][i], B[index][i]))) { \
ERR[0] = 1; \
} \
} \
}); \
}); \
} \
assert(err == 0);
#define TEST_BUILTIN_2(NAME) \
TEST_BUILTIN_2_SCAL_IMPL(NAME) \
TEST_BUILTIN_2_ARR_IMPL(NAME, 1) \
TEST_BUILTIN_2_ARR_IMPL(NAME, 2) \
TEST_BUILTIN_2_ARR_IMPL(NAME, 3) \
TEST_BUILTIN_2_ARR_IMPL(NAME, 4) \
TEST_BUILTIN_2_ARR_IMPL(NAME, 5)
#define TEST_BUILTIN_3_SCAL_IMPL(NAME) \
{ \
buffer<float> a_buf(&a[0], N); \
buffer<float> b_buf(&b[0], N); \
buffer<float> c_buf(&c[0], N); \
buffer<int> err_buf(&err, 1); \
q.submit([&](handler &cgh) { \
accessor<float, 1, access::mode::read_write, target::device> A(a_buf, \
cgh); \
accessor<float, 1, access::mode::read_write, target::device> B(b_buf, \
cgh); \
accessor<float, 1, access::mode::read_write, target::device> C(c_buf, \
cgh); \
accessor<int, 1, access::mode::write, target::device> ERR(err_buf, cgh); \
cgh.parallel_for(N, [=](id<1> index) { \
if (check(NAME(bfloat16{A[index]}, bfloat16{B[index]}, \
bfloat16{C[index]}), \
NAME(A[index], B[index], C[index]))) { \
ERR[0] = 1; \
} \
}); \
}); \
} \
assert(err == 0);
#define TEST_BUILTIN_3_ARR_IMPL(NAME, SZ) \
{ \
buffer<float, 2> a_buf{range<2>{N / SZ, SZ}}; \
buffer<float, 2> b_buf{range<2>{N / SZ, SZ}}; \
buffer<float, 2> c_buf{range<2>{N / SZ, SZ}}; \
buffer<int> err_buf(&err, 1); \
q.submit([&](handler &cgh) { \
accessor<float, 2, access::mode::read_write, target::device> A(a_buf, \
cgh); \
accessor<float, 2, access::mode::read_write, target::device> B(b_buf, \
cgh); \
accessor<float, 2, access::mode::read_write, target::device> C(c_buf, \
cgh); \
accessor<int, 1, access::mode::write, target::device> ERR(err_buf, cgh); \
cgh.parallel_for(N / SZ, [=](id<1> index) { \
marray<bfloat16, SZ> arg0, arg1, arg2; \
for (int i = 0; i < SZ; i++) { \
arg0[i] = A[index][i]; \
arg1[i] = B[index][i]; \
arg2[i] = C[index][i]; \
} \
marray<bfloat16, SZ> res = NAME(arg0, arg1, arg2); \
for (int i = 0; i < SZ; i++) { \
if (check(res[i], NAME(A[index][i], B[index][i], C[index][i]))) { \
ERR[0] = 1; \
} \
} \
}); \
}); \
} \
assert(err == 0);
#define TEST_BUILTIN_3(NAME) \
TEST_BUILTIN_3_SCAL_IMPL(NAME) \
TEST_BUILTIN_3_ARR_IMPL(NAME, 1) \
TEST_BUILTIN_3_ARR_IMPL(NAME, 2) \
TEST_BUILTIN_3_ARR_IMPL(NAME, 3) \
TEST_BUILTIN_3_ARR_IMPL(NAME, 4) \
TEST_BUILTIN_3_ARR_IMPL(NAME, 5)
#define TEST_BUILTIN_2_NAN(NAME) \
{ \
buffer<int> err_buf(&err, 1); \
buffer<float> nan_buf(&check_nan, 1); \
q.submit([&](handler &cgh) { \
accessor<int, 1, access::mode::write, target::device> ERR(err_buf, cgh); \
accessor<float, 1, access::mode::write, target::device> checkNAN( \
nan_buf, cgh); \
cgh.single_task([=]() { \
checkNAN[0] = NAME(bfloat16{NAN}, bfloat16{NAN}); \
if ((NAME(bfloat16{2}, bfloat16{NAN}) != 2) || \
(NAME(bfloat16{NAN}, bfloat16{2}) != 2)) { \
ERR[0] = 1; \
} \
}); \
}); \
} \
assert(err == 0); \
assert(std::isnan(check_nan));
int main() {
queue q;
if (q.get_device().has(aspect::ext_oneapi_bfloat16)) {
std::vector<float> a(N), b(N), c(N);
int err = 0;
for (int i = 0; i < N; i++) {
a[i] = (i - N / 2) / (float)N;
b[i] = (N / 2 - i) / (float)N;
c[i] = (float)(3 * i);
}
TEST_BUILTIN_1(fabs);
TEST_BUILTIN_2(fmin);
TEST_BUILTIN_2(fmax);
TEST_BUILTIN_3(fma);
float check_nan = 0;
TEST_BUILTIN_2_NAN(fmin);
TEST_BUILTIN_2_NAN(fmax);
}
return 0;
}